

100V, 98A, 4.1mΩ N-channel Power SGT MOSFET

JMSL1004RG

Features

- $\bullet \;\;$ Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS TESTED
- 100% ΔVds TESTED
- Halogen-free; RoHS-compliant
- Pb-free plating

Applications

- Load Switch
- PWM Application
- Power Management


Product Summary


Parameters	Value	Unit
V_{DSS}	100	V
$V_{GS(th)_Typ}$	1.6	V
I _D (@V _{GS} =10V)	98	Α
$R_{DS(ON)_Typ}(@V_{GS}=10V$	4.1	mΩ











PDFN5X6-8L

Pin Assignment

Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMSL1004RG	SL1004R	1	Tape&Reel	PDFN5x6-8L	5000	50000

Absolute Maximum Ratings (@ T_C = 25°C unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DS}	Drain-to-Source Voltage		100	V
V_{GS}	Gate-to-Source Voltage		±20	V
	Continuous Drain Current	$T_C = 25$ °C	98	A
I _D	Continuous Diain Current	$T_C = 100$ °C	69	
I_{DM}	Pulsed Drain Current (1)		Refer to Fig.4	Α
E _{AS}	Single Pulsed Avalanche Energy (2)		373	mJ
P _D		$T_C = 25^{\circ}C$	103	W
		$T_C = 100$ °C	41	7
T_{J}, T_{STG}	Junction & Storage Temperature Range		-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	40	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.2	C/ VV



Electrical Characteristics (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Off Cha	Off Characteristics						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	-	V	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 30V, V_{GS} = 0V$	-	-	1.0	μА	
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA	
On Cha	racteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.1	1.6	2.1	V	
R _{DS(ON)}	Static Drain-Source ON-Resistance (4)	$V_{GS} = 10V, I_D = 20A$	-	4.1	5.4	mΩ	
Dynami	c Characteristics						
R_g	Gate Resistance	f = 1MHz	-	2.4	-	Ω	
C _{iss}	Input Capacitance	., ., ., ., .,	-	5082	-	pF	
C_{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 50V,$ f = 1MHz	-	630	-	pF	
C _{rss}	Reverse Transfer Capacitance	1 - 11/11/2	-	17.4	-	pF	
Q_g	Total Gate Charge		-	80	-	nC	
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 50V, I_{D} = 20A$	-	16	-	nC	
Q_{gd}	Gate Drain("Miller") Charge	DS = 50V, ID = 20A	-	14	-	nC	
	ng Characteristics			T T	Τ	Τ	
t _{d(on)}	Turn-On DelayTime	4	-	14	-	ns	
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 50V$	-	25	-	ns	
$t_{d(off)}$	Turn-Off DelayTime	$I_D = 20A, R_{GEN} = 3.62\Omega$	-	76	-	ns	
t _f	Turn-Off Fall Time		-	38	-	ns	
Body D	iode Characteristics				1	1	
I _S	Maximum Continuous Body Diode Forward Current		-	-	98	А	
I_{SM}	Maximum Pulsed Body Diode Forward Current		-	-	392	Α	
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 20A$	-		1.2	V	
trr	Body Diode Reverse Recovery Time	I _F = 20A, di/dt = 100A/us	-	70	-	ns	
Qrr	Body Diode Reverse Recovery Charge	$\prod_{i \in \mathbb{Z}} \mathbf{x}_i \leq \mathbf{x}_i \leq \mathbf{x}$	-	166	-	nC	

Notes:

^{1.} Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.


 $^{2.\;}E_{AS}\;condition:\;Starting\;T_{J}=25C,\;V_{DD}=50V,\;V_{G}=10V,\;R_{G}=25ohm,\;L=1mH,\;I_{AS}=27.3A,\;V_{DD}=0V\;during\;time\;in\;avalanche.$

^{3.} $R_{\theta JA}$ is measured with the device mounted on a 1inch² pad of 2oz copper FR4 PCB.

^{4.} Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%.



Typical Performance Characteristics








Figure 3: Normalized Maximum Transient Thermal Impedance







Typical Performance Characteristics

Figure 5: Output Characteristics




Figure 6: Typical Transfer Characteristics




Figure 7: On-resistance vs. Drain Current




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics





Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 15: Maximum Safe Operating Area






Figure 12: Normalized on Resistance vs. Junction Temperature







Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform





Figure 4: Diode Recovery Test Circuit & Waveform





Package Mechanical Data(PDFN5X6-8L)












	1	WILL INDEED	
DIM.		MILLIMETER	
DIM.	MIN.	NOM.	MAX.
A	0. 90	1.00	1. 10
b	0. 31	0. 41	0. 51
С	0. 20	0. 25	0.30
D	5. 00	5. 20	5. 40
D1	4. 95	5.05	5. 15
D2	4. 00	4. 10	4. 20
Е	6. 05	6. 15	6. 25
E1	5. 50	5. 60	5. 70
E2	3. 42	3. 53	3. 63
е	1. 27BSC		
Н	0.60	0.70	0.80
L	0. 50	0.70	0.80
K	1. 23 REF		
θ	-	-	10°

Recommended Soldering Footprint



DIMENSIONS: MILLIMETERS

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.